文章基本信息

标题：Design of Multiple Master ASIC Interconnect
本地全文：下载
作者：G. Suganya ; R. Muthaiah
期刊名称：Journal of Artificial Intelligence
印刷版ISSN：1994-5450
电子版ISSN：2077-2173
出版年度：2013
卷号：6
期号：1
页码：95-100
DOI：10.3923/jai.2013.95.100
出版社：Asian Network for Scientific Information
摘要：System on Chip is composed of many Intellectual Property (IP) blocks which communicate with each other using different bus protocols. Each IP may have different native protocol. So establishing communication between these bus protocols which vary from one IP to another is of much significance. The protocols used may be either proprietary or non-proprietary. AXI 1.0 and OCP 2.0 protocols and are used to build our ASIC interconnect system. Here we establish communication between these two protocols using an AXI to OCP converter. This converter acts as a bridge between the two protocols clearing the incompatibilities for communication. We also use a clock bridge to enhance communication between IP blocks that operate at different frequencies. The numbers of masters, slaves, address and data widths are also configurable depending on the requirement. The AXI master, AXI to OCP converter, Clock Bridge, OCP master, OCP slaves, arbiter and address decoder are designed using VHDL and synthesized.