文章基本信息

标题：The Design of FPGA Implementation of 16-Tap FIR Filter using Improved DA Algorithm
本地全文：下载
作者：K.Tirupathaiah ; K.Rajasekhar
期刊名称：International Journal of Computer Technology and Applications
电子版ISSN：2229-6093
出版年度：2012
卷号：3
期号：5
页码：1765-1768
出版社：Technopark Publications
摘要：when the DA (distributed arithmetic) algorithm is directly applied in FPGA (field programmable gate array) to realize FIR (finite impulse response) filter, it is difficult to achieve the best configuration in the coefficient of FIR filter, the storage resource and the computing speed. According to this problem, the paper provides the detailed analysis and discussion in the algorithm, the memory size and the look-up table speed. Also, the corresponding optimization an improvement measures are discussed and the concrete Hardware realization of the circuit is presented. The design based on Altera EP2C5T144C8 chips is synthesized under the integrated environment of QUARTUS II 7.1. The results of Simulation and test show that this method greatly reduces the FPGA hardware resource and the high speed filtering is achieved. The design has a big breakthrough compared to the traditional FPGA realization
关键词：FIR filter; DA algorithm; FPGA