文章基本信息

标题：Extended K-Map for Minimizing Multiple Output Logic Circuits
本地全文：下载
作者：Palash Das ; Bikromadittya Mondal
期刊名称：International Journal of VLSI Design & Communication Systems
印刷版ISSN：0976-1527
电子版ISSN：0976-1357
出版年度：2013
卷号：4
期号：4
DOI：10.5121/vlsic.2013.4401
出版社：Academy & Industry Research Collaboration Center (AIRCC)
摘要：Minimization of multiple output functions of a digital logic circuit is a classic research problem. Minimal circuit is obtained by using multiple Karnaugh Maps (K-map), one for each function. In this paper we propose a novel technique that uses a single Karnaugh Map for minimizing multiple outputs of a single circuit. The algorithm basically accumulates multiple K-Maps into a single K-Map. Finding minimal numbers of minterms are easier using our proposed clustering technique. Experimental results show that minimization of digital circuits where more than one output functions are involved, our extended K-Map approach is more efficient as compare to multiple K-Map approach
关键词：Boolean Algebra; Karnaugh Map; Digital Logic Circuit; Clustering