文章基本信息

标题：Verilog Implementation of FPGA Based DSP Design like FFT Processors
本地全文：下载
作者：Amit Jain ; Anand Vardhan Bhalla ; Ankit Jairath 等
期刊名称：International Journal of Advanced Research In Computer Science and Software Engineering
印刷版ISSN：2277-6451
电子版ISSN：2277-128X
出版年度：2012
卷号：2
期号：9
出版社：S.S. Mishra
摘要：Implementing hardware design in Field Programmable Gate Arrays (FPGAs) is a formidable task. There is more than one way to implement the DSP design for FFT processor and digital FIR filter. Based on the design specification, careful choice of implementation method and tools can save a lot of time and work. There are toolboxes available to generate VHDL (Verilog) descriptions of the filters which reduce dramatically the time required to generate a solution. Time can be spent valuating different implementation alternatives. Proper choice of the computation algorithms can help the FPGA architecture to make it efficient in terms of speed and/or area .
关键词：Multiplier and accumulator; Booth algorithm; Booth Multiplier; Booth Wallace Multiplier; ;Adaptive Lattice Filter; Fir filter; Median filter; IIR filter