首页    期刊浏览 2025年01月19日 星期日
登录注册

文章基本信息

  • 标题:Configuring Floating Point Multiplier on Spartan 2E Hardware Module
  • 本地全文:下载
  • 作者:Pardeep Sharma ; Ajay Pal Singh
  • 期刊名称:International Journal of Advanced Research In Computer Science and Software Engineering
  • 印刷版ISSN:2277-6451
  • 电子版ISSN:2277-128X
  • 出版年度:2012
  • 卷号:2
  • 期号:6
  • 出版社:S.S. Mishra
  • 摘要:Floating point operations are hard to implement on FPGAs i.e. on reconfigurable hardware's because of their complexity of their algorith ms. On the other hand, many scientific problems require floating point arithmetic with high level of accuracy in their calculations. Therefore VHDL programming for IEEE single precision floating point multiplier module have been explored. Various parameters i.e. combinational delay (Latency), chip area (number of slices used), modeling formats, memory usage etc have been analyzed while implementing the floating point multiplier on Spartan 2E module. Floating point multiplication is a most widely used operation in DSP/Math processors, robots, air traffic controller, digital computers. Because of its vast areas of application , the main emphasis is on the implementing it effectively such that it uses less combinational delay with high Speed.
  • 关键词:floating point multiplier; FPGAs; Combinational delay; Chip area; Xilinx; Spartan.
国家哲学社会科学文献中心版权所有