期刊名称:International Journal of Computer Science and Information Technologies
电子版ISSN:0975-9646
出版年度:2012
卷号:3
期号:1
页码:2957-2963
出版社:TechScience Publications
摘要:Fast multipliers are essential parts of digital signal processing systems. The speed of multiply operation is of great importance in digital signal processing as well as in general purpose processors today especially since the media processing took off. We present a Fast fourier transform implementation using Twin precision technique. The twin precision technique can reduce the power dissipation by adapting a multiplier to the bit width of the operands being computed. The algorithm used here is Baugh-Wooley algorithm. By adapting to actual multiplication bit-width using twin precision technique, it is possible to save power, increase speed, double computation throughput and highly efficient. By using this the execution time of a Fast fourier transform is reduced with 15% at a 14% reduction in datapath energy dissipation.