文章基本信息

标题：Effect of Equal and Mismatched Signal Transition Time on Power Dissipation in Global VLSI Interconnects
本地全文：下载
作者：Devendra Kumar Sharma ; Brajesh Kumar Kaushik ; R.K.Sharma 等
期刊名称：International Journal of VLSI Design & Communication Systems
印刷版ISSN：0976-1527
电子版ISSN：0976-1357
出版年度：2012
卷号：3
期号：4
出版社：Academy & Industry Research Collaboration Center (AIRCC)
摘要：High density chips have introduced problems like crosstalk noise and power dissipation. The mismatching in transition time of the inputs occurs because different lengths of interconnects lead to different parasitic values. This paper presents the analysis of the effect of equal and unequal (mismatched) transition time of inputs on power dissipation in coupled interconnects. Further, the effect of signal skew on transition time is analysed. To demonstrate the effects, a model of two distributed RLC lines coupled capacitively and inductively is taken into consideration. Each interconnect line is 4mm long and terminated by capacitive load of 30fF. The analysis is carried out for simultaneously switching lines. The results are obtained through SPICE simulations and waveforms are generated.
关键词：Equal / Unequal rise time; Power dissipation; simultaneous switching; Signal Skew