文章基本信息

标题：New Design Methodologies for High-Speed Mixed-Mode CMOS Full Adder Circuits
本地全文：下载
作者：Subodh Wairya ; Rajendra Kumar Nagaria ; Sudarshan Tiwari 等
期刊名称：International Journal of VLSI Design & Communication Systems
印刷版ISSN：0976-1527
电子版ISSN：0976-1357
出版年度：2011
卷号：2
期号：2
出版社：Academy & Industry Research Collaboration Center (AIRCC)
摘要：This paper presents the design of high-speed full adder circuits using a new CMOS mixed mode logic family. The objective of this work is to present a new full adder design circuits combined with current mode circuit in one unit to implement a full adder cell. This paper also discusses a high- speed hybrid majority function based 1-bit full adder that uses MOS capacitors (MOSCAP) in its structure with conventional static and dynamic CMOS logic circuit. The static Majority function (bridge) design style enjoys a high degree of regularity and symmetric higher density than the conventional CMOS design style as well as lower power consumption by using bridge transistors. This technique helps in reducing power consumption, propagation delay, and area of digital circuits while maintaining low complexity of mixed- mode logic designs. Dynamic CMOS circuits enjoy area, delay and testability advantages over static CMOS circuits. Simulation results illustrate the superiority of the new designed adder circuits against the reported conventional CMOS, dynamic and majority function adder circuits, in terms of power, delay, power delay product (PDP) and energy delay product (EDP). The design is implemented on UMC 0.18µm process models in Cadence Virtuoso Schematic Composer at 1.8 V single ended supply voltage and simulations are carried out on Spectre S.
关键词：Full adder; Majority-Not gate; Dynamic circuits; MOSCAP; Power-delay product (PDP); Very Large Scale;Integrated (VLSI) Circuits; Current mode logic; Hybrid XOR-XNOR circuit; Bridge full adder.