文章基本信息

标题：Arithmetic Operations in Multi-Valued Logic
本地全文：下载
作者：Vasundara Patel k s ; k s gurumurthy
期刊名称：International Journal of VLSI Design & Communication Systems
印刷版ISSN：0976-1527
电子版ISSN：0976-1357
出版年度：2010
卷号：1
期号：1
出版社：Academy & Industry Research Collaboration Center (AIRCC)
摘要：This paper presents arithmetic operations like addition, subtraction and multiplications in Modulo-4 arithmetic, and also addition, multiplication in Galois field, using multi-valued logic (MVL). Quaternary to binary and binary to quaternary converters are designed using down literal circuits. Negation in modular arithmetic is designed with only one gate. Logic design of each operation is achieved by reducing the terms using Karnaugh diagrams, keeping minimum number of gates and depth of net in to consideration. Quaternary multiplier circuit is proposed to achieve required optimization. Simulation result of each operation is shown separately using Hspice.
关键词：Multiple-valued logic; Quaternary logic; Modulo-n addition and multiplication; Galois addition and;multiplication.