文章基本信息

标题：THE IMPROVEMENT OF TEST INDEPENDENCE FROM CIRCUIT REALIZATION
本地全文：下载
作者：Eduardas Bareiša ; Vacius Jusas ; Kęstutis Motiejūnas 等
期刊名称：European Integration Studies
印刷版ISSN：2335-8831
出版年度：2015
卷号：33
期号：4
DOI：10.5755/j01.itc.33.4.11865
语种：English
出版社：Kaunas University of Technology
摘要：We consider the possibilities of supplementing or expanding a particular realization test having a purpose to enhance test quality for detecting various defects. We suggest complementing the existing test suites of the IP core with sensitive adjacent patterns. Then the suitable test patterns for the synthesized gate level implementation have to be selected on the base of the fault simulation. Our experiments prove that such a complement would enhance the test quality for any synthesized IP core gate level description. We believe that the practice of sensitive adjacent patterns is a very cheap way to adopt test patterns for the re-synthesized gate level description of IP core, because the fault simulation is not so critical task as a test generation.