文章基本信息

标题：Scalable excitatory synaptic circuit design using floating gate based leaky integrators
本地全文：下载
作者：Vladimir Kornijcuk ; Hyungkwang Lim ; Inho Kim 等
期刊名称：Scientific Reports
电子版ISSN：2045-2322
出版年度：2017
卷号：7
期号：1
页码：17579
DOI：10.1038/s41598-017-17889-8
语种：English
出版社：Springer Nature
摘要：We propose a scalable synaptic circuit realizing spike timing dependent plasticity (STDP)-compatible with randomly spiking neurons. The feasible working of the circuit was examined by circuit simulation using the BSIM 4.6.0 model. A distinguishable feature of the circuit is the use of floating-gate integrators that provide the compact implementation of biologically plausible relaxation time scale. This relaxation occurs on the basis of charge tunneling that mainly relies upon area-independent tunnel barrier properties (e.g. barrier width and height) rather than capacitance. The circuit simulations feature (i) weight-dependent STDP that spontaneously limits the synaptic weight growth, (ii) competitive synaptic adaptation within both unsupervised and supervised frameworks with randomly spiking neurons. The estimated power consumption is merely 34 pW, perhaps meeting one of the most crucial principles (power-efficiency) of neuromorphic engineering. Finally, a means of fine-tuning the STDP behavior is provided.