首页    期刊浏览 2024年12月02日 星期一
登录注册

文章基本信息

  • 标题:An Improved Design of Linear Congruential Generator based on Wordlengths Reduction Technique into FPGA
  • 本地全文:下载
  • 作者:Hubbul Walidainy ; Zulfikar Zulfikar
  • 期刊名称:International Journal of Electrical and Computer Engineering
  • 电子版ISSN:2088-8708
  • 出版年度:2015
  • 卷号:5
  • 期号:1
  • 页码:55-63
  • DOI:10.11591/ijece.v5i1.pp55-63
  • 语种:English
  • 出版社:Institute of Advanced Engineering and Science (IAES)
  • 摘要:This paper exposes an improved design of linear congruential generator (LCG) based on wordlengths reduction technique into FPGA. The circuit is derived from LCG algorithm proposed by Lehmer and the previous design. The wordlengths reduction technique has been developed more in order to simplify further circuit. The proposed design based on the fact that in applications only specific input data were used. Some nets connections between blocks of the circuit are ignored or truncated. Simulations either behavior or timing have been done and the results is similar to its algorithm. Four best Xilinx chips have been chosen to extract comparison data of speed and occupied area. Further comparison of occupied area in terms of flip-flop and full adder has been made. In general, the proposed design overcome the previous published LCG circuit.
  • 其他摘要:This paper exposes an improved design of linear congruential generator (LCG) based on wordlengths reduction technique into FPGA. The circuit is derived from LCG algorithm proposed by Lehmer and the previous design. The wordlengths reduction technique has been developed more in order to simplify further circuit. The proposed design based on the fact that in applications only specific input data were used. Some nets connections between blocks of the circuit are ignored or truncated. Simulations either behavior or timing have been done and the results is similar to its algorithm. Four best Xilinx chips have been chosen to extract comparison data of speed and occupied area. Further comparison of occupied area in terms of flip-flop and full adder has been made. In general, the proposed design overcome the previous published LCG circuit.
  • 关键词:Linear Congruential Generator;FPGA;Xilinx; Wordlengths reduction;Improve LCG
国家哲学社会科学文献中心版权所有