文章基本信息

标题：Study of Data Security Algorithms using Verilog HDL
其他标题：Study of Data Security Algorithms using Verilog HDL
本地全文：下载
作者：M. Sumathi ; D. Nirmala ; R. Immanuel Rajkumar 等
期刊名称：International Journal of Electrical and Computer Engineering
电子版ISSN：2088-8708
出版年度：2015
卷号：5
期号：5
页码：1092-1101
DOI：10.11591/ijece.v5i5.pp1092-1101
语种：English
出版社：Institute of Advanced Engineering and Science (IAES)
摘要：This paper describes an overview of data security algorithms and its performance evaluation. AES, RC5 and SHA algorithms have been taken under this study. Three different types of security algorithms used to analyze the performance study. The designs were implemented in Quartus-II software. The results obtained for encryption and decryption procedures show a significant improvement on the performance of the three algorithms. In this paper, 128-bit AES, 64-bit of RC5 and 512-bit of SHA256 encryption and Decryption has been made using Verilog Hardware Description Language and simulated using ModelSim.
其他摘要：This paper describes an overview of data security algorithms and its performance evaluation. AES, RC5 and SHA algorithms have been taken under this study. Three different types of security algorithms used to analyze the performance study. The designs were implemented in Quartus-II software. The results obtained for encryption and decryption procedures show a significant improvement on the performance of the three algorithms. In this paper, 128-bit AES, 64-bit of RC5 and 512-bit of SHA256 encryption and Decryption has been made using Verilog Hardware Description Language and simulated using ModelSim.