期刊名称:Journal of Theoretical and Applied Information Technology
印刷版ISSN:1992-8645
电子版ISSN:1817-3195
出版年度:2014
卷号:66
期号:3
出版社:Journal of Theoretical and Applied
摘要:This paper presents an approach based on hardware/software partitioning to minimize the logic area of System on a Programmable Chip (SOPC) while respecting a time constraint. Our contribution focuses on introducing a new hardware/software partitioning algorithm. This algorithm is based on the principle of Binary Search Trees (BST) and genetic algorithms. It aims to define the tasks that will run on the Hardware (HW) part and those that will run on the Software (SW) part. The proposed algorithm will determine the best partition that will reduce the number of tasks used by the HW and increase the number of tasks used by the SW and thereafter the area will be reduced. The results show that our algorithm significantly reduces the logic area compared to other well known algorithms.