文章基本信息

标题：IMPROVING THE PROTECTION OF FPGA BASED SEQUENTIAL IP CORE DESIGNS USING HIERARCHICAL WATERMARKING TECHNIQUE
本地全文：下载
作者：M.MEENAKUMARI ; G.ATHISHA
期刊名称：Journal of Theoretical and Applied Information Technology
印刷版ISSN：1992-8645
电子版ISSN：1817-3195
出版年度：2014
卷号：63
期号：3
出版社：Journal of Theoretical and Applied
摘要：In recent years, Intellectual Property (IP) cores in Very Large Scale Integration (VLSI) have become an active research area as it provides a new-fangled revolution in the Electronic Design Automation industry. An IP core is a previously designed and demonstrated component that can be integrated into design. Owing to the development of IP cores, time consumption becomes less and the product can be arrived in specified time. Designer of VLSI IP cores needs assurance that the design will not be illegally redistributed by consumers. IP core vendors are facing a major challenge to avoid revenue loss due to IP piracy. Watermarking is a well-known technique to protect an unauthorized use of IP core. Finite State Machine (FSM) is one of the representations of sequential digital designs. In this paper, a new dynamic hierarchical watermarking scheme is proposed. The watermark is embedded in the state transitions of FSM at the behavioural level. A watermark is embedded into FSM by hierarchically splitting original FSM into smaller FSMs. Experimental results on benchmark circuits shows that this hierarchical watermarking approach is an efficient method for protecting sequential IP cores.
关键词：Reuse; Intellectual Property; IP Core; FSM; Hierarchical Watermarking