文章基本信息

标题：Implementation of MAC by using Modified Vedic Multiplier
本地全文：下载
作者：Sreelekshmi M. S. ; Farsana F. J. ; Jithin Krishnan 等
期刊名称：International Journal of Advanced Computer Research
印刷版ISSN：2249-7277
电子版ISSN：2277-7970
出版年度：2013
卷号：3
期号：12
页码：11-15
出版社：Association of Computer Communication Education for National Triumph (ACCENT)
摘要：Multiplier Accumulator Unit (MAC) is a part of Digital Signal Processors. The speed of MAC depends on the speed of multiplier. So by using an efficient Vedic multiplier which excels in terms of speed, power and area, the performance of MAC can be increased. For this fast method of multiplication based on ancient Indian Vedic mathematics is proposed in this paper. Among various method of multiplication in Vedic mathematics, Urdhva Tiryagbhyam is used and the multiplication is for 32 X 32 bits. Urdhva Tiryagbhyam is a general multiplication formula applicable to all cases of multiplication. Adder used is Carry Look Ahead adder. The proposed design shows improvement over carry save adder.
关键词：MAC; Vedic multiplier; VHDL; Carry Look Ahead adder.