文章基本信息

标题：Delay Comparison for 16x16 Vedic Multiplier Using RCA and CLA
其他标题：Delay Comparison for 16x16 Vedic Multiplier Using RCA and CLA
本地全文：下载
作者：M. Bhavani ; M. Siva Kumar ; K. Srinivas Rao 等
期刊名称：International Journal of Electrical and Computer Engineering
电子版ISSN：2088-8708
出版年度：2016
卷号：6
期号：3
页码：1205-1212
DOI：10.11591/ijece.v6i3.pp1205-1212
语种：English
出版社：Institute of Advanced Engineering and Science (IAES)
摘要：In any integrated chip compulsory adders are required because first they are fast and second are the less power consumption and delay. And at the same time multiplication process is also used in various applications. So as the speed of multiplier increases then the speed of processor also increases. And hence we are proposing the Vedic multiplier using these adders. Vedic multiplier is an ancient mathematics which uses mainly 16 sutras for its operation. In this project we are using “urdhva triyagbhyam” sutra to do our process. This paper proposes the Vedic multiplier using the adders ripple carry adder(RCA) and carry look ahead adder(CLA) and puts forward that CLA is better than RCA.The major parameters we are simulating here are number of slices and delay. The code is written by using Verilog and is implemented using Xilinx ISE Design Suite.
其他摘要：In any integrated chip compulsory adders are required because first they are fast and second are the less power consumption and delay. And at the same time multiplication process is also used in various applications. So as the speed of multiplier increases then the speed of processor also increases. And hence we are proposing the Vedic multiplier using these adders. Vedic multiplier is an ancient mathematics which uses mainly 16 sutras for its operation. In this project we are using “urdhva triyagbhyam” sutra to do our process. This paper proposes the Vedic multiplier using the adders ripple carry adder(RCA) and carry look ahead adder(CLA) and puts forward that CLA is better than RCA.The major parameters we are simulating here are number of slices and delay. The code is written by using Verilog and is implemented using Xilinx ISE Design Suite.
关键词：Electronics;VedicMultiplier;Ripple Carry Adder; Carry Look Ahead Adder.