文章基本信息

标题：Enhanced Capacitance Multiplier in 180nm Technology
本地全文：下载
作者：Mayank Dixit ; Rajesh Khatri
期刊名称：International Journal of Innovative Research in Science, Engineering and Technology
印刷版ISSN：2347-6710
电子版ISSN：2319-8753
出版年度：2016
卷号：5
期号：7
页码：13431
DOI：10.15680/IJIRSET.2016.0507129
出版社：S&S Publications
摘要：A current-mode capacitor multiplier using a differential amplifier with exponential current scaling ispresented. The proposed circuit consists of a reduced implementation of a multiplier based on differential amplifierswith decreased need for parameter matching compared with a conventional structure, thus reducing the powerconsumption and silicon area. It includes an exponential current scaling scheme to provide a large multiplication factor.Additionally, the differential input stage offers the capability to implement a floating realization for bidirectionalapplications. Experimental results from a fabricated prototype in 0.18-μm technology show the operation of the floatingrealization.
关键词：Analog integrated circuits; capacitor multiplier; low-voltage analog circuits.