文章基本信息

标题：Low-power Full Adder array-based Multiplier with Domino Logic
本地全文：下载
作者：M.B. Damle ; S. S. Limaye
期刊名称：International Journal of Advanced Research in Computer Engineering & Technology (IJARCET)
印刷版ISSN：2278-1323
出版年度：2012
卷号：1
期号：4
页码：6-10
出版社：Shri Pannalal Research Institute of Technolgy
摘要：A circuit design for a low-power full adder array-based multiplier in domino logic is proposed. It is based on Wallace tree technique. Clocked architecture results in lower power dissipation and improvements in power-delay product. The proposed technique is general and can be used in all domino logic circuit designs. Higher order multipliers like 16x16, 32x32 may also be implemented using 4x4 bit multiplier and hence a modular design is presented by constructing an 8x8 multiplier using multiple 4x4 multipliers. Average power and TannerTool report for 8x8 Multiplier is as follows, Device and node counts: MOSFETs ¨C 2572, MOSFET geometries - 2 Measurement result summary Average Power found to be 0.11108 microwatt