文章基本信息

标题：Virtex 4 Field Programmable Gate Array Based 32 bit FPM
本地全文：下载
作者：Singh, G. ; Saini, H. S ; Sharma, P. 等
期刊名称：International Journal of Electronics Communication and Computer Engineering
印刷版ISSN：2249-071X
电子版ISSN：2278-4209
出版年度：2012
卷号：3
期号：6
页码：1550-1554
出版社：IJECCE
摘要：FPGAs are increasingly being used in the high performance and scientific computing community to implement floating-point based hardware accelerators. We present FPGA floating-point multiplication. Such circuits can be extremely useful in the FPGA implementation of complex systems that benefit from the reprogramability and parallelism of the FPGA device but also require a general purpose multiplier unit. While previous work has considered circuits for low precision floating-point formats, we consider the implementation of 32-bit Single precision circuits that also provide rounding and exception handling. We introduce an algorithm for multiplication and analyze its performance on Virtex 4 having device (XC4VLX15-SF363) hardware module at speed grade -12
关键词：Floating point Multiplier; FPGAs; Xilinx and Virtex 4