文章基本信息

标题：SSTL Based Power Efficient Implementation of DES Security Algorithm on 28nm FPGA
本地全文：下载
作者：Bishwajeet Pandey ; Vandana Thind ; Simran Kaur Sandhu 等
期刊名称：International Journal of Security and Its Applications
印刷版ISSN：1738-9976
出版年度：2015
卷号：9
期号：7
页码：267-274
DOI：10.14257/ijsia.2015.9.7.23
出版社：SERSC
摘要：In this particular work, we have done power dissipation analysis of DES algorithm, implemented on 28nm FPGA. We have used Xilinx ISE software development kit for all the observation done in this particular research work. Here, we have taken SSTL (Stub- Series Terminated Logic) as input-output standard. We have considered six sub- categories of SSTL (i.e. SSTL135, SSTL135_R, SSTL15, SSTL15_R, SSTL18_I and SSTL18_II) for four different WLAN frequencies (i.e. 2.4GHz, 3.6GHz, 4.9GHz, and 5.9GHz). We have done analysis considering five basic powers i.e. clock power, logic power, signal power, IOs power, leakage power and total power. There is 50-60% reduction in power dissipation, which is possible with proper selection of the most energy efficient IO standards i.e. SSTL135_R among SSTL logic families.
关键词：DES; 28nm FPGA; SSTL; WLAN frequencies; power dissipation; IOs ; power; Supply power; LUT; Global Clock Buffer