文章基本信息

标题：A New Field Programmable Gate Array: Architecture and Implementation
本地全文：下载
作者：Cho, Han-Jin ; Bae, Young-Hwan ; Eum, Nak-Woong 等
期刊名称：ETRI Journal
印刷版ISSN：1225-6463
电子版ISSN：2233-7326
出版年度：1995
卷号：17
期号：2
页码：21-21
语种：English
出版社：Electronics and Telecommunications Research Institute
摘要：A new architecture of field programmable gate array for high-speed datapath applications is presented. Its implementation is facilitated by a configurable interconnect technology based on a one-time, two-terminal programmable, very low-impedance anti-fuse and by a configurable logic module optimized for datapath applications. The configurable logic module can effectively implement diverse logic functions including sequential elements such as latches and flip-flops, and arithmetic functions such as one-bit full adder and two-bit comparator. A novel programming architecture is designed for supplying large current through the anti-fuse element, which drops the on-resistance of anti-fuse below . The chip has been fabricated using a n-well complementary metal oxide semiconductor technology with two layers of metalization.