文章基本信息

标题：Design and Architecture of Low-Latency High-Speed Turbo Decoders
本地全文：下载
作者：Jung, Ji-Won ; Lee, In-Ki ; Choi, Duk-Gun 等
期刊名称：ETRI Journal
印刷版ISSN：1225-6463
电子版ISSN：2233-7326
出版年度：2005
卷号：27
期号：5
页码：525-525
语种：English
出版社：Electronics and Telecommunications Research Institute
摘要：In this paper, we propose and present implementation results of a high-speed turbo decoding algorithm. The latency caused by (de)interleaving and iterative decoding in a conventional maximum a posteriori turbo decoder can be dramatically reduced with the proposed design. The source of the latency reduction is from the combination of the radix-4, center to top, parallel decoding, and early-stop algorithms. This reduced latency enables the use of the turbo decoder as a forward error correction scheme in real-time wireless communication services. The proposed scheme results in a slight degradation in bit error rate performance for large block sizes because the effective interleaver size in a radix-4 implementation is reduced to half, relative to the conventional method. To prove the latency reduction, we implemented the proposed scheme on a field-programmable gate array and compared its decoding speed with that of a conventional decoder. The results show an improvement of at least five fold for a single iteration of turbo decoding.
关键词：Turbo code;radix-4;center-to-top;parallel decoding;early-stop;FPGA