文章基本信息

标题：On SFC Low Power Hardware Implementation in FPGAs
本地全文：下载
作者：Adam Milik ; Edward Hrynkiewicz
期刊名称：IFAC PapersOnLine
印刷版ISSN：2405-8963
出版年度：2019
卷号：52
期号：27
页码：62-67
DOI：10.1016/j.ifacol.2019.12.734
语种：English
出版社：Elsevier
摘要：The paper presents an idea of automatic synthesis to an FPGA device of a program developed with use of the SFC including actions. The synthesis is oriented to achieve power reduction by creating multiple clock domains and controlling switching activity. A circuit is selectively clocked based on processing activity. Global clock distribution networks are used in order to assure proper operation of a system. Proposed methods automatically split a controller into clock domains and implements all necessary circuitry. The paper is concluded with benchmark experiments that proves energy consumption reduction for proposed methods in reference to standard approach using fully synchronous implementation methodology.
关键词：KeywordsSFCLDFPGAschedulingmappingpower aware design