文章基本信息

标题：Design of High performance and Low power Simultaneous Multi-Threaded Processor
本地全文：下载
作者：Krishan Arora ; Paramveer Singh Gill ; Parul Mehra 等
期刊名称：International Journal of Electrical and Computer Engineering
电子版ISSN：2088-8708
出版年度：2013
卷号：3
期号：3
页码：423-428
DOI：10.11591/ijece.v3i3.2530
语种：English
出版社：Institute of Advanced Engineering and Science (IAES)
摘要：In this paper, we present the design of a High Performance Multi-Threaded Processor. Processing of high quality images is inevitable in applications such as, HD TV, Gaming Multimedia, etc. which require a great processing power with low power consumption. This can be achived with multi-threaded processors which optimally utilises the Functional Units (Fus). The speed of processing is as good as multi-core processors with lesser area. A conflict resolver (CR) is designed for scheduling the instructions, which involves allocation of Fu. The data move instructions are in majority in any of the programs; the corresponding logic blocks are replicated and speed of execution is further improved. We illustrated for two-threaded processorHowever, it is possible to extend the design for any number of threads by suitably redesigning the CR, and also replicate Transfer Logic and CPU Registers.